File tree Expand file tree Collapse file tree 3 files changed +9
-9
lines changed
ramlib/la_asyncfifo/testbench Expand file tree Collapse file tree 3 files changed +9
-9
lines changed Original file line number Diff line number Diff line change 8282 container : ghcr.io/siliconcompiler/sc_runner:latest
8383 steps :
8484 - name : Check out Git repository
85- uses : actions/checkout@v5
85+ uses : actions/checkout@v4
8686 - name : Run tests
8787 run : |
8888 python3 -m venv .venv
Original file line number Diff line number Diff line change 44from siliconcompiler .library import LibrarySchema
55
66# individual modules
7- from lambdalib import auxlib
8- from lambdalib import fpgalib
9- from lambdalib import iolib
10- from lambdalib import padring
11- from lambdalib import stdlib
12- from lambdalib import ramlib
13- from lambdalib import veclib
7+ from . import auxlib
8+ from . import fpgalib
9+ from . import iolib
10+ from . import padring
11+ from . import stdlib
12+ from . import ramlib
13+ from . import veclib
1414
1515__version__ = "0.5.0"
1616
Original file line number Diff line number Diff line change 1111 do_reset ,
1212 random_bool_generator
1313)
14- from lambdalib . ramlib . la_asyncfifo . testbench .la_asyncfifo import (
14+ from .la_asyncfifo import (
1515 LaAsyncFifoWrBus ,
1616 LaAsyncFifoRdBus ,
1717 LaAsyncFifoSource ,
You can’t perform that action at this time.
0 commit comments