Skip to content

Conversation

@lstnl
Copy link
Contributor

@lstnl lstnl commented Nov 5, 2025

There is new exception debugging mechanism for RISCV which needs additional data in arch_esf structure. Since VPRs need to know size of the part stacked by sw, ESF_SW_IRQ_SIZEOF needs to be aligned. This ensures hardware stacking works correctly.

Fixes #98422

@lstnl lstnl added the bug The issue is a bug, or the PR is fixing a bug label Nov 5, 2025
@ycsin ycsin requested a review from katgiadla November 5, 2025 15:16
@lstnl lstnl requested review from carlescufi and removed request for katgiadla November 5, 2025 15:16
@ycsin ycsin linked an issue Nov 5, 2025 that may be closed by this pull request
1 task
@lstnl lstnl added the DNM This PR should not be merged (Do Not Merge) label Nov 5, 2025
@lstnl
Copy link
Contributor Author

lstnl commented Nov 5, 2025

I need to review the fix, sorry that is why I added DNM for now.

… used

There is new exception debugging mechanism for RISC-V which needs
additional member in arch_esf structure. VPRs handle stacking
partially in hw so exact position of some stack members needs
to be at the end of arch_esf, so explicit padding is needed.
Aligned also ESF_SW_IRQ_SIZEOF when exception debug is used.
Added generation of __struct_soc_esf_SIZEOF which helps
when calculating offsets.

Signed-off-by: Łukasz Stępnicki <lukasz.stepnicki@nordicsemi.no>
@lstnl lstnl force-pushed the riscv-esf-sw-irq-align-when-eception-debugging-is-enabled branch from f059db8 to 3adefa8 Compare November 5, 2025 17:23
@zephyrbot zephyrbot added the area: RISCV RISCV Architecture (32-bit & 64-bit) label Nov 5, 2025
@zephyrbot zephyrbot requested a review from tgorochowik November 5, 2025 17:25
@lstnl lstnl removed the DNM This PR should not be merged (Do Not Merge) label Nov 5, 2025
@sonarqubecloud
Copy link

sonarqubecloud bot commented Nov 5, 2025

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

area: Boards/SoCs area: RISCV RISCV Architecture (32-bit & 64-bit) bug The issue is a bug, or the PR is fixing a bug platform: nRF Nordic nRFx

Projects

None yet

Development

Successfully merging this pull request may close these issues.

Tests and samples fails at riscv cores

5 participants